


DECADE COUNTER; 4-BIT BINARY COUNTER

The SN54/74LS290 and SN54/74LS293 are high-speed 4-bit ripple type counters partitioned into two sections. Each counter has a divide-by-two section and either a divide-by-five (LS290) or divide-by-eight (LS293) section which are triggered by a HIGH-to-LOW transition on the clock inputs. Each section can be used separately or tied together (Q to CP)to form BCD, Bi-quinary, or Modulo-16 counters. Both of the counters have a 2-input gated Master Reset (Clear), and the LS290 also has a 2-input gated Master Set (Preset 9).

- Corner Power Pin Versions of the LS90 and LS93
- · Low Power Consumption . . . Typically 45 mW
- High Count Rates . . . Typically 42 MHz
- Choice of Counting Modes . . . BCD, Bi-Quinary, Binary
- Input Clamp Diodes Limit High Speed Termination Effects

CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

SN54/74LS290 SN54/74LS293

DECADE COUNTER; 4-BIT BINARY COUNTER

LOW POWER SCHOTTKY



J SUFFIX CERAMIC CASE 632-08



N SUFFIX PLASTIC CASE 646-06



шсц

D SUFFIX SOIC CASE 751A-02

ORDERING INFORMATION

SN54LSXXXJ Ceramic SN74LSXXXN Plastic SN74LSXXXD SOIC


PIN NAMES LOADING (Note a)

	111011	LOW
Clock (Active LOW going edge) Input to ÷2 Section.	0.05 U.L.	1.5 U.L.
Clock (Active LOW going edge) Input to ÷5 Section (LS290).	0.05 U.L.	2.0 U.L.
Clock (Active LOW going edge) Input to +8 Section (LS293).	0.05 U.L.	1.0 U.L.
Master Reset (Clear) Inputs	0.5 U.L.	0.25 U.L.
Master Set (Preset-9, LS290) Inputs	0.5 U.L.	0.25 U.L.
Output from ÷2 Section (Notes b & c)	10 U.L.	5 (2.5) U.L.
Outputs from ÷5 & ÷8 Sections (Note b)	10 U.L.	5 (2.5) U.L.
	Clock (Active LOW going edge) Input to ÷5 Section (LS290). Clock (Active LOW going edge) Input to ÷8 Section (LS293). Master Reset (Clear) Inputs Master Set (Preset-9, LS290) Inputs Output from ÷2 Section (Notes b & c)	Clock (Active LOW going edge) Input to ÷2 Section. Clock (Active LOW going edge) Input to ÷5 Section (LS290). Clock (Active LOW going edge) Input to ÷8 Section (LS293). Master Reset (Clear) Inputs Master Set (Preset-9, LS290) Inputs Output from ÷2 Section (Notes b & c) 0.05 U.L. 0.5 U.L.


NOTES:


- a) 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
- b) The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.
- c) The Q₀ Outputs are guaranteed to drive the full fan-out plus the CP₁ Input of the device.

LOGIC SYMBOL



LOGIC DIAGRAMS





FUNCTIONAL DESCRIPTION

The LS290 and LS293 are 4-bit ripple type Decade, and 4-Bit Binary counters respectively. Each device consists of four master/slave flip-flops which are internally connected to provide a divide-by-two section and a divide-by-five (LS290) or divide-by-eight (LS293) section. Each section has a separate clock input which initiates state changes of the counter on the HIGH-to-LOW clock transition. State changes of the Q outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes and should not be used for clocks or strobes. The Q₀ output of each device is designed and specified to drive the rated fan-out plus the CP₁ input of the device.

A gated AND asynchronous Master Reset (MR $_1 \cdot MR_2$) is provided on both counters which overrides the clocks and resets (clears) all the flip-flops. A gated AND asynchronous Master Set (MS $_1 \cdot MS_2$) is provided on the LS290 which overrides the clocks and the MR inputs and sets the outputs to nine (HLLH).

Since the output from the divide-by-two section is not internally connected to the succeeding stages, the devices may be operated in various counting modes:

LS290

A. BCD Decade (8421) Counter — the $\overline{\text{CP}_1}$ input must be

- externally connected to the Q_0 output. The CP_0 input receives the incoming count and a BCD count sequence is produced.
- B. Symmetrical Bi-quinary Divide-By-Ten Counter The Q₃ output must be externally connected to the CP₀ input. The input count is then applied to the CP₁ input and a divide-by-ten square wave is obtained at output Q₀.
- C. Divide-By-Two and Divide-By-Five Counter No external interconnections are required. The first flip-flop is used as a binary element for the divide-by-two function (CP_0 as the input and Q_0 as the output). The CP_1 input is used to obtain binary divide-by-five operation at the Q_3 output.

LS293

- A. 4-Bit Ripple Counter The output Q₀ must be externally connected to input CP₁. The input count pulses are applied to input CP₀. Simultaneous division of 2, 4, 8, and 16 are performed at the Q₀, Q₁, Q₂, and Q₃ outputs as shown in the truth table.
- B. 3-Bit Ripple Counter The input count pulses are applied to input CP₁. Simultaneous frequency divisions of 2, 4, and 8 are available at the Q₁, Q₂, and Q₃ outputs. Independent use of the first flip-flop is available if the reset function coincides with reset of the 3-bit ripple-through counter.

LS290 MODE SELECTION

R	S		OUT	PUTS						
MR ₁	MR ₂	MS ₁	MS ₂	Q ₀	Q ₁	Q ₂	Q_3			
Н	Н	L	Х	L	L	L	L			
Н	Н	Χ	L	L	L	L	L			
Х	Х	Н	Н	Н	L	L	Н			
L	Х	L	Х	Count						
Х	L	Χ	L	Count						
L	Х	Х	L	Count						
Х	L	L	Х	Count						

LS290 BCD COUNT SEQUENCE

COUNT		OUTPUT								
COUNT	Q ₀	Q ₁	Q_2	Q ₃						
0	L	L	L	L						
1	Н	L	L	L						
2	L	Н	L	L						
3	Н	Н	L	L						
4	L	L	Н	L						
5	Н	L	Н	L						
6	L	Н	Н	L						
7	Н	Н	Н	L						
8	L	L	L	Н						
9	Н	L	L	Н						

NOTE: Output Q₀ is connected to Input CP₁ for BCD count.

H = HIGH Voltage Level L = LOW Voltage Level

X = Don't Care

LS293 MODE SELECTION

RESET	INPUTS	OUTPUTS								
MR ₁	MR ₂	Q ₀	Q ₁	Q_2	Q_3					
Н	Н	L	L	L	L					
L	Н		Count							
Н	L	Count								
L	L	Count								

TRUTH TABLE

COUNT		ou	TPUT	
COOM	Q ₀	Q_1	Q_2	Q_3
0	L	L	L	L
1	Н	L	L	L
2	L	Н	L	L
3	Н	Н	L	L
4	L	L	Н	L
5	Н	L	Н	L
6	L	Н	Н	L
7	Н	Н	Н	L
8	L	L	L	Н
9	Н	L	L	Н
10	L	Н	L	Н
11	Н	Н	L	Н
12	L	L	Н	Н
13	Н	L	Н	Н
14	L	Н	Н	Н
15	Н	Н	Н	Н

Note: Output Q₀ connected to input CP₁.

GUARANTEED OPERATING RANGES

Symbol	Parameter		Min	Тур	Max	Unit
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T _A	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54, 74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

			Limits						
Symbol	Parameter		Min	Тур	Max	Unit	Test Conditions		
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs		
V	Input I OW Voltage	54			0.7	V	Guaranteed Input	LOW Voltage for	
V _{IL}	Input LOW Voltage	74			0.8	ľ	All Inputs		
VIK	Input Clamp Diode Voltage)		-0.65	-1.5	٧	V _{CC} = MIN, I _{IN} =	: –18 mA	
V	Output HICH Voltage	54	2.5	3.5		٧	V _{CC} = MIN, I _{OH}	= MAX, V _{IN} = V _{IH}	
VOH	Output HIGH Voltage	74	2.7	3.5		٧	or V _{IL} per Truth Table		
Mar.	Outrot LOW Valtage	54, 74		0.25	0.4	٧	I _{OL} = 4.0 mA	V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH}	
VOL	Output LOW Voltage	74		0.35	0.5	٧	I _{OL} = 8.0 mA	per Truth Table	
I	Innut I II CI I Current	•			20	μΑ	V _{CC} = MAX, V _{IN}	= 2.7 V	
ΙН	Input HIGH Current				0.1	mA	V _{CC} = MAX, V _{IN}	= 7.0 V	
I _{IL}	Input LOW Current MS, MR CP0 CP1 (LS290) CP1 (LS293)				-0.4 -2.4 -3.2 -1.6	mA	V _{CC} = MAX, V _{IN} = 0.4 V		
los	Short Circuit Current (Note	e 1)	-20		-100	mA	V _{CC} = MAX		
Icc	Power Supply Current				15	mA	V _{CC} = MAX		

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS ($T_A = 25$ °C, $V_{CC} = 5.0$ V, $C_L = 15$ pF)

		Limits						
			LS290		LS293			
Symbol	Parameter	Min	Тур	Max	Min	Тур	Max	Unit
fMAX	CP ₀ Input Clock Frequency	32			32			MHz
fMAX	CP ₁ Input Clock Frequency	16			16			MHz
^t PLH ^t PHL	Propagation Delay, CP ₀ Input to Q ₀ Output		10 12	16 18		10 12	16 18	ns
^t PLH ^t PHL	CP ₀ Input to Q ₃ Output		32 34	48 50		46 46	70 70	ns
^t PLH ^t PHL	CP ₁ Input to Q ₁ Output		10 14	16 21		10 14	16 21	ns
^t PLH ^t PHL	CP ₁ Input to Q ₂ Output		21 23	32 35		21 23	32 35	ns
^t PLH ^t PHL	CP ₁ Input to Q ₃ Output		21 23	32 35		34 34	51 51	ns
^t PHL	MS Input to Q ₀ and Q ₃ Outputs		20	30				ns
^t PHL	MS Input to Q ₁ and Q ₂ Outputs		26	40				ns
tPHL	MR Input to Any Output		26	40		26	40	ns

AC SETUP REQUIREMENTS (TA = 25°C, V_{CC} = 5.0 V)

		Limits						
		LS	LS290		S290 LS293		293	
Symbol	Parameter	Min	Max	Min	Max	Unit		
tW	CP ₀ Pulse Width	15		15		ns		
t _W	CP ₁ Pulse Width	30		30		ns		
tw	MS Pulse Width	15				ns		
tw	MR Pulse Width	15		15		ns		
t _{rec}	Recovery Time MR to CP	25		25		ns		

RECOVERY TIME (t_{rec}) is defined as the minimum time required between the end of the reset pulse and the clock transition form HIGH-to-LOW in order to recognize and transfer HIGH data to the Q outputs.

AC WAVEFORMS




Figure 1

*The number of Clock Pulses required between the tpHL and tpLH measurements can be determined from the appropriate Truth Tables.




Figure 2




Figure 3

This datasheet has been downloaded from:

www. Data sheet Catalog.com

Datasheets for electronic components.